


4 to 1 Mux Implementation using 2 to 1 Mux



VHDL Code for 2 to 1 Mux

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity mux2_1 is
5 port(A,B : in STD_LOGIC;
6 S: in STD_LOGIC;
7 Z: out STD_LOGIC);
8 end mux2_1;
9
10 architecture Behavioral of mux2_1 is
11 begin
12
13 process (A,B,S) is
14 begin
15 if (S = '0') then
16 Z <= A;
17 else
18 Z <= B;
19 end if;
20 end process;
21
22 end Behavioral;
```

VHDL 4 to 1 Mux using 2 to 1 Mux

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity mux4_1 is
5 port(
6 A,B,C,D : in STD_LOGIC;
7 S0,S1: in STD_LOGIC;
8 Z: out STD_LOGIC
9 );
10 end mux4_1;
11
12 architecture Behavioral of mux4_1 is
13 component mux2_1
14 port( A,B : in STD_LOGIC;
15 S: in STD_LOGIC;
16 Z: out STD_LOGIC);
17 end component;
18 signal temp1, temp2: std_logic;
19
20 begin
21 m1: mux2_1 port map(A,B,S0,temp1);
22 m2: mux2_1 port map(C,D,S0,temp2);
23 m3: mux2_1 port map(temp1,temp2,S1,Z);
24
25
26 end Behavioral;
```