;* ADC writes to STK500 LEDs on PORTB and saves to mega32 SRAM. ADC is Triggered by timer1 OCR1B.

;* ADC writes to STK500 LEDs on PORTB based on 200Hz sampling interval, which is set by Timer1

;* The ADC is directly triggered by timer1 OCR1B i.e. no need to wait for timer, only wait for data sampled in ADC

;* Samples are stored in SRAM.

;* ATTENTION!!!! MPU CLOCK AT 8MHz for 200Hz sampling to be correct

; STK500 default board clock is 3.68MHz and requires jumper OSCSEL on the STK500 to be between 1 and 2

; STK500 default 3.68MHz board clock can change from STK500 in ISP mode (HW settings) window :

; STK500 default board clock is NOT used since ATmega32 comes with fuse SUT_CKSEL for internal RC Osc 1MHz i.e.

; the ATmega32 internally generates the 1MHz clock. This can be changed from the STK500 in ISP mode (Fuses) window

; To change any of the above RS232 MUST be connected to STK500 RS232 CTRL (not to JTAG board)

.include "m32def.inc"

;***** Global register variables (remember R26-R31 is XYZ 16bit regs)

.equ .equ	DATASTART =\$0060 DATAEND =RAMEND - DATASTART		; First internal SRAM address to start saving ADC samples (0x00 to 0x5f are register address space) ;OR .equ DATAEND = \$0800 : max value is DATAEND, min is DATASTART+1. Leave 0x60 bytes for the STACK
.def	leds	=R17	
.def	tempH	=R18	
.def	tempL	=R19	
.def	temp3	=R24	
.def	temp2	=R23	
.def	temp1	=R16	
.def	cntr2	=R22	
.def	cntr1	=R21	
.def	temp	=R20	
		•	

.org 0x000

reset:			;Main program entry point on reset starts at the end of interrupt vector table
	out SPH	, low(RAMEND)	;Set Stack Pointer to top of SRAM (for ATmega32 it is \$85f)
	ldi out	temp,0b11111111 PORTB,temp	;turn OFF all STK500 LEDs (do this to avoid LEDs turning on for 2usec)
	ldi out	temp,0b11111111 DDRB,temp	;set PB0-7 as outputs (STK500 LEDs)

	ldi out	temp,0b00000000 PORTA,temp	;disable pull up resistor on each input pin of PORTA
	ldi out	temp,0b00000000 DDRA,temp	;set PORTA as INPUT for ADC in PA0
		w(DATASTART) gh(DATASTART)	; Initialize Z register, which holds SRAM address where next ADC sample will be stored
. **********	*******	*************** AF	DC Initialization ************************************
,		0b01100000 ADMUX, temp	;REFS1bit7 and REFS0bit6 set to 01 for AVCC 5V. Set ADLARbit5=1 for 10 bit Left Adjusted Output. ;Set MUX4bit5-MUX0bit0 to 00000 for ADC) single ended input selection
. ************ /	******	******************** CT	C Timer Initialization ************************************
		2, 0b01000000 1A, temp2	; WGM for CTC mode (i.e. counter counting from 0x0000 to OC1RA) set to zero WGM10bit0 and WGM11bit1 ; set COM1A1bit7 and COM1A0bit6 to 01 to enable toggling of OC1A (i.e. PD5) when OCR1A value is reached
	•	2, 0b00001000 1B, temp2	; WGM for CTC mode (i.e. counter counting from 0x0000 to OC1RA) set WGM12bit3=1 and WGM13bit4=0 ; Also, set CS12bit2, CS11bit1 and CS10bit0 to zero to stop counting before loading TCNT1 and OCR1A
	out OCR1 Idi tempL	H, high(41493-1) LAH, tempH ., low(41493-1) LAL, tempL	; high byte of upper limit to count upto is decimal 40000=5000us x 8 (since clock is 8MHz) for 200Hz fs (41493 to also compensate for error in CLK; see above) ; load OCR1A high byte ; low byte of upper limit to count upto is decimal 40000=5000us x 8 (since clock is 8MHz) for 200Hz fs (41493 to also compensate for error in CLK; see above) ; load OCR1A low byte
		, 0x00 1H, tempH	; Timer 1 will count upwards from 0x0000 ; load timer high byte FIRST since it is stored internally in a temporary location until the low byte is written
		1L, tempL 2, 0b00010000 temp2	; now that high byte is loaded, load timer low byte ; clear timer 1 overflow flag OCFR1A1bit4 by writing a logic 1 to it
	•	2, 0b00001001 1B, temp2	; WGM for CTC mode (i.e. counter counting from 0x0000 to OC1RA) set WGM12bit3=1 and WGM13bit4=0 ; Also, set CS12bit2, CS11bit1 and CS10bit0 to 001 starts counting
waittimer:	in temp, sbrs temp rjmp wait	o, OCF1A ttimer	; skip next instruction if OCF1A flag is set i.e. after the timer reaches OCR1A ; loop while OCF1A flag is not set
;=====================================		====== ADC Cor	nversion ====================================
	• •	0b11000000 ADCSRA temp	;ADENbit7=1 to enable ADC, ADSCbit6=1 to start conversion, ADPS2bit2-ADPS0=000 for prescaler set to 1

;Set MUX4bit5-MUX0bit0 to 00000 for ADC) single ended input selection

ADCSRA, temp

out

waitadc:

sbic ADCSRA, ADSC rjmp waitadc	;ADSC bit = 0 after the ADC conversion is complete ;loop until the ADCS bit = 0
ldi temp2, 0b00010000 out TIFR, temp2	; clear timer 1 overflow flag OCFR1A1bit4 by writing a logic 1 to it
in tempL, ADCL in tempH, ADCH	;Must read FIRST ADCL and THEN ADCH otherwise new conversion does not start
st Z+, tempH	;store ADC 8bit value to SRAM (via register Z) and icrease Z
ldi temp, 0xff eor temp, tempH out PORTB, temp	;turn 0s into 1s and 1s into 0s since STK500 LEDs turn on when PBx is zero ;turn 0s into 1s and 1s into 0s since STK500 LEDs turn on when PBx is zero

ldi temp, low(DATAEND) cpse temp, ZL rjmp waittimer ldi temp, high(DATAEND) cpse temp, ZH rjmp waittimer ;check the end of SRAM. If not, continue with the conversion. ;cpse >> compare, skip if equal

done:

ldi temp, 0xAA out PORTB, temp rjmp done ; when SRAM is full stop sampling